

Vittorio RIZZOLI and Alessandro LIPPARINI  
Istituto di Elettronica, University of Bologna  
Villa Griffone, Pontecchio Marconi, Bologna - ITALY

### Summary

The design of microwave transistor oscillators is tackled by modern nonlinear network techniques. The result is a general computer-aided approach providing cost-effective MIC designs and full numerical description of circuit performance.

### Introduction

This paper describes a general computer approach to the design of transistor oscillators for use at microwave frequencies. Its only assumption -the availability of a nonlinear model for the active device- can be considered a reasonable one in view of the work of several research teams (e.g.,<sup>1-3</sup>), and is further checked here by experiments that were carried out on a 500 mW microstrip oscillator. Otherwise the formulation is rigorous, at least in principle.

The design method described here is more advanced than most previous approaches to the same problem under several respects. As a first point, the harmonics of the output frequency are systematically accounted for, so that the well-known limitations of design techniques based on large-signal S parameters<sup>4-5</sup> are overcome. This may be of special importance in the case of power devices acting in a frequency-selective environment such as microstrip circuitry. Furthermore a straightforward computer solution of the basic problem -designing an oscillator of given frequency having the maximum possible output power (or efficiency)- becomes feasible and cost-effective thanks to a new optimization strategy. The unknown circuit parameters and the signal waveforms are simultaneously determined by minimizing a unique objective function, thus avoiding the nesting of nonlinear analysis and network optimization loops. Finally the use of perturbation techniques leads to a quantitative analysis of some aspects of circuit performance -such as steady-state stability and spurious oscillations- which are normally treated by empirical approaches<sup>6</sup>.

istor package parasitics and the linear elements (if any) of the chip equivalent circuit. The bias generator and load are put into evidence in the figure. Generally speaking the chip is a three-terminal nonlinear network, and is mathematically described as a nonlinear two-port, taking one of the terminals as a reference. This is illustrated in fig. 2 for a particular bipolar n-p-n chip, the MSC 3000, whose equivalent circuit is discussed in detail in<sup>3</sup>.

The time-domain nonlinear equations of the intrinsic chip can be written in the vector form (see fig. 2 as an example):

$$\underline{i} = \underline{f} \left( \underline{i}, \frac{d\underline{i}}{dt}, \underline{v}, \frac{d\underline{v}}{dt} \right) \quad (1)$$

where all underlined symbols denote two-element vectors, e.g.,  $\underline{i} = [i_1 \ i_2]^T$  ( $^T$  denotes transposition).

Now let us assume that a periodic steady-state oscillation with a fundamental frequency  $f_0$  takes place in the network. If  $N$  is the number of significant harmonics (including the fundamental), we will have

$$\begin{aligned} \underline{i}(t) &= \text{Re} \left\{ \sum_{k=0}^N \underline{I}_k \exp(j k \omega_0 t) \right\} \\ \underline{v}(t) &= \text{Re} \left\{ \sum_{k=0}^N \underline{V}_k \exp(j k \omega_0 t) \right\} \end{aligned} \quad (2)$$

where  $\underline{I}_k, \underline{V}_k$  are complex two-element vectors, e.g.,

$\underline{I}_k = [I_{1k} \ I_{2k}]^T$ . The electrical regime described by (2) must satisfy the constraints imposed by the linear network, that is,





Fig. 1 - Schematic oscillator topology.

### Design method

Fig. 1 gives a general representation of the oscillator circuit to be dealt with.  $\mathcal{N}$  is a linear network containing all passive circuitry as well as the trans-

$$\underline{I}_k = \underline{Y}(k \omega_0) \underline{V}_k + \underline{J}_k \quad (3)$$

where  $\underline{Y}(\omega)$  is the admittance matrix of the linear two-port "seen" by the chip;  $\underline{J}_k \neq 0$  for  $k = 0$  only in the



E', B', C' = intrinsic chip terminals

Fig. 2 - Microwave transistor chip equivalent circuit.

case of a free-running oscillator, and for  $k = 0$ ,  $k = 1$  in the case of an injection-locked source. By means of (2) and (3), the right-hand side of (1) becomes a periodic function of time of period  $1/f_0$ , also depending on the voltage harmonics. Thus we write

$$\underline{i}(t) = \text{Re} \left\{ \sum_{k=0}^N \underline{F}_k(\underline{V}) \exp(j k \omega_0 t) \right\} \quad (4)$$

where  $\underline{V}$  denotes the vector of all voltage harmonics and the  $\underline{F}_k(\underline{V})$  are computed by the Fast-Fourier-Transform algorithm. Combining (4) with (2) and (3) we obtain the solving system

$$\begin{cases} \underline{F}_k(\underline{V}) - \underline{Y}(k \omega_0) \underline{V}_k = \underline{J}_k \\ k = 0, 1 \dots N \end{cases} \quad (5)$$

The network and its electrical regime (described by the vector  $\underline{V}$ ) must satisfy (5) and a set of additional constraints arising from the design specifications. The quantities of interest are usually the power output  $P_L$  at the fundamental and/or the circuit efficiency  $\eta$ , as well as the harmonic suppression  $S$  at the load. Referring to fig. 1, let  $V_{Lk}$  be the  $k$ th load-voltage harmonic ( $k = 1, 2 \dots N$ ); then we have

$$\begin{aligned} P_L &= \frac{|V_{L1}|^2}{2 R_L} & \eta &= \frac{P_L}{E_{DC} I_{DC}} \\ S &= 10 \log_{10} \frac{|V_{L1}|^2}{\sum_{k=2}^N |V_{Lk}|^2} \end{aligned} \quad (6)$$

A typical set of design specifications can be of the form

$$\begin{cases} S > S_{\min} \\ P_L \text{ or } \eta \text{ "as large as possible",} \end{cases} \quad (7)$$

the amount of "available" power being *a priori* unknown.

Note that (5) is a nonhomogeneous system of  $2(2N + 1)$  nonlinear real equations. Since  $\omega_0$  is known as a design specification, the real unknowns explicitly appearing in (5) are only  $4N + 1$ , because the phase of one of the voltage harmonics may be chosen arbitrarily. Thus for the problem to be numerically well-conditioned, one additional degree of freedom is required, such as a free parameter in the linear network. Further design parameters must be available in order to meet a set of electrical specifications, such as (7). In general, it is essential that bias-circuit parameters be included in the set of design variables, since they usually have a major influence on oscillator performance.

In summary the problem to be solved consists of finding the voltage harmonics and the unknown parameters of the linear network in such a way that (5) and (7) are simultaneously satisfied. In our present approach this problem is reduced to minimizing a suitable objective function  $F_{OB}$  and is solved numerically by conventional optimization routines. To define the objective we first introduce the harmonic-balance error

$$e_B = \sqrt{\sum_{k=0}^N |\underline{F}_k(\underline{V}) - \underline{Y}(k \omega_0) \underline{V}_k - \underline{J}_k|^2} \quad (8)$$

The only physically acceptable solutions are those yielding  $e_B = 0$ . However, for all practical purposes this condition can be replaced by  $e_B < e_{\max}$ , where  $e_{\max}$  is a suitable threshold value to be established by experience in relation with the given problem. A consistent choice has been found to be  $e_{\max} = I/1000$ ,  $I$  representing the collector (or drain) bias current. We now define the weighted errors

$$\begin{aligned} E_B &= W_B \cdot (e_B - e_{\max}) \\ E_P &= W_P \cdot (P_{\min} - P_L) \\ E_S &= W_S \cdot (S_{\min} - S) \end{aligned} \quad (9)$$

where the  $W$ 's are positive quantities and  $P_{\min}$  represents the minimum acceptable output power, and let

$$E = \max(E_B, E_P, E_S) \quad (10)$$

The objective function is expressed in the form

$$F_{OB} = \begin{cases} \sqrt{\sum_i E_i^2} & \text{if } E > 0 \\ E_p & \text{if } E < 0 \end{cases} \quad (11)$$

where  $i = B, P, S$  and the  $\sum^+$  is only extended to *positive errors*.

When  $E < 0$  the harmonic-balance requirement is numerically satisfied and so is the specification on harmonic suppression, so that the efforts of the optimization algorithm are entirely devoted to decreasing  $E_p$ , that is, increasing the output power. On the contrary, if one of the imposed bounds  $P_{min}$ ,  $S_{min}$  is too large, the optimization ends with a positive  $F_{OB}$  and usually with  $e_B$  still too large for the results to be physically acceptable.

A final point concerns junction temperature. In general, in the equivalent circuit of the chip there appear temperature-dependent parameters, such as the diode saturation currents in the model of fig. 2. For power devices this dependence must be taken into account since temperatures of 80°C or more are easily reached in CW operation. To do this, prior to each function evaluation we find the current estimate of the junction temperature in the form

$$T_j = R_{TH} \cdot \left\{ -\frac{V_0}{I_0} - \frac{1}{2} \sum_{k=1}^N \operatorname{Re} \left( \frac{V_k}{I_k} \right) \right\} + T_a \quad (12)$$

where  $R_{TH}$  is the thermal resistance of the chip and  $T_a$  is room temperature. (12) is used to define all temperature-dependent quantities in the chip model. After a successful optimization has been carried out,  $T_j$  represents the actual temperature of the chip, so that the nonlinear constraints imposed by the device are correctly formulated in relation to its physical conditions of operation.

#### A design example

In this section we report a few experimental results concerning a medium-power low-noise oscillator that was designed according to the method previously described. The oscillator had to be mechanically tunable over the 2250 ÷ 2500 MHz band with a minimum output power of 500 mW and a harmonic content at least 20 dB below the fundamental. The transistor chip selected was an MSC 3001, corresponding to two MSC 3000 connected in parallel; this chip was included in a conventional grounded-bar package for which an accurate circuit model was available. Mainly for the sake of thermal dissipation a common-collector configuration was adopted. In order to meet the tuning and noise requirements, a tunable coaxial cavity was used and was connected to the transistor base via a capacitive coupling and a microstrip transformer; this also allowed a tuning varactor to be coupled to the oscillator, when required, without perturbing the cavity and thus with minimum noise degradation. On the emitter side the transistor was matched to the load by a very simple stub matching network realized in microstrip.

The design was carried out by optimizing all essential electrical parameters of the passive network (including the bias circuit) as well as three harmonics besides the fundamental and D.C. components. The results of a conventional small-signal design (e.g., <sup>7</sup>) provided a suitable starting point. In order to account properly for the behavior of the passive circuit at the

higher harmonics, the measured propagation constants of the microstrip lines (i.e., including attenuation and dispersion) as well as the equivalent circuits of the discontinuities were used in all calculations. The nominal design was produced by use of the nonlinear model of one specific MSC 3000 chip (given in <sup>3</sup>) and predicted an output power ranging from 530 to 560 mW across the band of interest with a minimum efficiency of 25% and a harmonic suppression at the load larger than 26.5 dB. The bias voltage (established by system requirements) was -16 V. The reliability of this design was checked by dropping the nonlinear model of a different chip (also given in <sup>3</sup>) into the same passive circuit, and showing that no significant degradation of the oscillator performance would occur in this way. Several tens of similar oscillators were then built (for production purposes) and were found to behave in very close agreement with the predicted performance after minor adjustments of the emitter bias resistor and of the cavity coupling capacitance only.

The above results suggest that the use of accurate large-signal models of the active devices and of sophisticated CAD techniques might well be worthwhile for removing the considerable amounts of guesswork and empirical trimming which are still required by the design of microwave oscillators and other classes of nonlinear microwave subsystems.

#### Acknowledgements

The authors are indebted to Dr. E. Marazzi of SIAE Microelettronica S.p.A. (Milan - Italy) for providing information on the measured performance of the oscillators described in the previous section. This work was partly sponsored by the Italian National Research Council (CNR).

#### References

1. H.A. Willing, C. Rauscher and P. De Santis, "A technique for predicting large-signal performance of a GaAs MESFET", IEEE Trans. MTT-26, Dec. 1978, pp. 1017-1023.
2. R. S. Tucker, "RF characterization of microwave power FET's", IEEE Trans. MTT-29, Aug. 1981, pp. 776-781.
3. F. Filicori *et al.*, "Simulation models for microwave power transistors under large-signal operating conditions", ESA-ESTEC Contract n.3334/77, Final report, Noordwijk, Dec. 1979.
4. Y. Mitsui, M. Nakatani and S. Mitsui, "Design of GaAs MESFET oscillators using large-signal S-parameters", IEEE Trans. MTT-25, Dec. 1977, pp.981-984.
5. K. M. Johnson, "Large signal GaAs MESFET oscillator design", IEEE Trans. MTT-27, March 1979, pp.217-227.
6. C. Rauscher, "Large-signal technique for designing single-frequency and voltage-controlled GaAs FET oscillators", IEEE Trans. MTT-29, April 1981, pp. 293-304.
7. M. Maeda, K. Kimura and H. Kodera, "Design and performance of X-band oscillators with GaAs Schottky-gate field-effect transistors", IEEE Trans. MTT-23, Aug. 1975, pp. 661-667.